Sriniketh Sekar
Design Verification Engineer at HCLTech | SystemVerilog • UVM • Verilog • FPGA • AMBA | VLSI Enthusiast | Protocol-Level Verification
- Role
- Design Verification Engineer at HCLTech
- Location
- Chennai, TN, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Sriniketh Sekar
I’m an Electronics and Communication Engineering student with a deep passion for VLSI…
Experience
Design Verification Engineer
Jul 2025 — Present · Chennai, IN
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.