Srikanth Malligeswaran
Engineering at MatX
- Role
- Silicon Verification Engineer at MatX
- Location
- San Francisco, CA, US
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Srikanth Malligeswaran
I am a hardware engineer who has accumulated 10+ years of experience across block, top level design verification, front-end flow setup/maintenance and post silicon validation/performance analysis.
Experience
Silicon Verification Engineer
Jul 2024 — Present · Mountain View, CA, US
Education
National Institute of Technology, Tiruchirappalli
Bachelor of Technology, Electronics and Communication Engineering
2005 — 2009
The University Of California, Santa Barbara
Master's degree, Computer Engineering
2013 — 2014
Skills
- Algorithms
- Full Chip Verification
- Cloudera
- Synopsys Verdi
- Post Silicon Validation
- Data Structures
- C
- Programming
- Matlab
- Mixed Signal Design
- Vcs
- Stand Alone Testbenches (Sat)
- C++
- Patents
- Networking
- Synopsys Vcs
- Hadoop
- Java
- Universal Verification Methodology (Uvm)
- Vmm
- System Verilog
- Spice
- Sql
- Python
- Hadoop - Mapreduce
- Intellectual Property
- Hadoop-Yarn
- Perl
- Verilog
- Hadoop - Hdfs
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.