Sri Harsha Patnala
Sr Silicon Design Engineer @AMD
San Francisco, CA, US
EMAILS
s•••••••@amd.com
MOBILE NUMBERS
+91 *********19
Signup · Get unlimited contacts
WORK HISTORY
Mar 2025 — Present
Sr Silicon Design Engineer @AMD
View department →
Santa Clara, CA, US
EDUCATION
2021 — 2022
North Carolina State University
Master of Science - MS
2015 — 2019
Indian Institute of Technology (Indian School of Mines), Dhanbad
Bachelor of Technology
ABOUT SRI HARSHA PATNALA
Design Verification Engineer with experience in Test planning, test environment…
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.