Sreenivasan Kandagatla
Cadence
Austin, TX, US
EMAILS
MOBILE NUMBERS
+91 *********19
Signup · Get unlimited contacts
WORK HISTORY
Present
@Cadence
View department →
SKILLS
SpecmanVerilogDdr TechnologySpyglassSystemverilogVlsiAssertion Based VerificationAsicModelsimSimulationMemory ControllerLogic SynthesisApplication-Specific Integrated Circuits (Asic)NcsimFunctional VerificationVhdlSimulationsCoverage Based VerificationRtl CodingOcpAmba AhbSystem on a Chip (Soc)Rtl DesignDebuggingGate Level SimulationDdr3Very-Large-Scale Integration (Vlsi)Axi-AceSoc
ABOUT SREENIVASAN KANDAGATLA
Responsible for Roadmap & Execution of Cadence Memory Controller Portfolio consisting of…
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.