Sreenivasan Kandagatla
Group Director, Memory IP | Compute Solutions Group | Cadence Design Systems
- Role
- Cadence
- Location
- Austin, TX, US
- LinkedIn followers
- 500 followers
About Sreenivasan Kandagatla
Responsible for Roadmap & Execution of Cadence Memory Controller Portfolio consisting of…
Experience
Present
Skills
- Specman
- Verilog
- Ddr Technology
- Spyglass
- Systemverilog
- Vlsi
- Assertion Based Verification
- Asic
- Modelsim
- Simulation
- Memory Controller
- Logic Synthesis
- Application-Specific Integrated Circuits (Asic)
- Ncsim
- Functional Verification
- Vhdl
- Simulations
- Coverage Based Verification
- Rtl Coding
- Ocp
- Amba Ahb
- System on a Chip (Soc)
- Rtl Design
- Debugging
- Gate Level Simulation
- Ddr3
- Very-Large-Scale Integration (Vlsi)
- Axi-Ace
- Soc
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.