Sonu Tripathi

FPGA/RTL Engineer at BERYLINE LABS PVT LTD || Verilog|| RTL Micro-Architecture|| ||PROCESSOR&CPU Architecture||System Verilog || FPGA || ASIC

Role
Fpga Rtl Design Engineer(Regular Salried) at Berylline Labs Pvt Ltd
Location
Rohtak, HR, IN
LinkedIn followers
500 followers

About Sonu Tripathi

Passionate VLSI Engineer currently working as an FPGA/RTL Design Engineer, with…

Experience

  1. Fpga Rtl Design Engineer(Regular Salried)

    Berylline Labs Pvt Ltd

    Aug 2025 — Present · Kolkata, IN

Education

  • The Haryana State Board of Technical Education (HSBTE)

    Diploma, Electrical, Electronics and Communications Engineering

  • Department of Electronics & Communication Engineering DCRUST , Murthal

    Bachelor of Technology - BTech, Electronics and communication

  • Department of Electronics & Communication Engineering DCRUST , Murthal

    Specialization , Artificial intelligence and machine learning

Find verified contacts for anyone on LinkedIn

Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.

Free plan included · No credit card required

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Sonu Tripathi — Fpga Rtl Design Engineer(Regular Salried) at Berylline Labs Pvt Ltd in Rohtak, HR, IN | Unifers