Sidharth Magoon
Design Verification Engineer | Google
- Role
- Design Verification Engineer at Google
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Sidharth Magoon
Passionate VLSI engineer with expertise in RTL development, verification and Emulation
Experience
Design Verification Engineer
Sep 2023 — Present · Bengaluru, IN
Display Processing Unit :1) IP level verification of first generation Display Processing pipeline from Scratch 2) Tb Architecture, Test planning 3) Leading the project from specification stage to closure 4) cross functional engagements and managing dependencies between multiple teams Camera Image Signal Processor :1)IP level verification of complex first generation IP’s from scratch. 2) Performance verification3)Formal Verification and formal App flows using Jasper and VC formal
Education
National Institute of Technology Kurukshetra
Bachelor's Degree, electronics and communication engineering
2013 — 2017
Skills
- Matlab
- Tcl-Tk
- C
- Vhdl
- System Verilog
- Verilog
- Linux
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.