Sibin V Jacob
Analog Layout Design Engineer | TSMC 3nm | Intel 5nm | B.tech (Gold medalist, Electronics and communication)
- Role
- Analog Layout Engineer at Capgemini Engineering
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Sibin V Jacob
I have Hands-on experience in Synopsys Fusion Compiler, ICC2 and a good understanding of the complete Physical design flow. Additionally I possess a solid grasp on topics such as floorplanning, Placement, Clock Tree Synthesis and Routing.In addition to that, as the technical head of my college robotics team, I have gained valuable experience in designing and developing innovative projects, working collaboratively with team members, and successfully leading projects from conception to completion. I had the privilege of speaking at a webinar on Arduino where I shared my knowledge with over 350+ students. Through my role as technical head, I have been able to develop leadership skills while overseeing projects and guiding team members. it has also been a great learning opportunity as I have had the chance to work with individuals from diverse backgrounds and perspective. I am also a participant of science fairs at State and national level competitions
Experience
Analog Layout Engineer
Apr 2024 — Present · Bengaluru, IN
Education
Savio English School
Class 3-10
2009 — 2017
Marthoma Higher Secondary School Pathanamthitta
Class 11-12
2017 — 2019
Presidency University Bangalore
Bachelor of Technology - BTech, electronics and communication engineering
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.