Shlok Garg

ASIC Digital Design Engineer @ Synopsys | DCE

Role
Asic Digital Design Engineer at 新思科技股份有限公司
Location
Hansi, IN
LinkedIn followers
500 followers
Information TechnologyView LinkedIn profile

About Shlok Garg

Involved in FPGA Prototyping of high speed SERDES PHY IP’s (PCIe, USB3/4, Ethernet)…

Experience

  1. Asic Digital Design Engineer

    新思科技股份有限公司

    Jun 2024 — Present · Noida, IN

Find verified contacts for anyone on LinkedIn

Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.

Free plan included · No credit card required

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Shlok Garg — Asic Digital Design Engineer at 新思科技股份有限公司 in Hansi, IN | Unifers