Shaurya Thapliyal

Product Validation Engineer @ Cadence | Ex-HWE @ CloudLabs | IIITD\'25

Role
Product Validation Engineer at 铿腾设计系统公司
Location
New Delhi, DL, IN
LinkedIn followers
500 followers

About Shaurya Thapliyal

I’m an Electronics and Communication Engineering graduate from Delhi, currently working as a Product Validation Engineer at Cadence Design Systems. My work involves validating timing signoff tools like Tempus, with a focus on Static Timing Analysis (STA), digital design, and EDA tool reliability.Previously, I was part of the CloudLabs team, where I contributed to building scalable remote hardware lab solutions aimed at making hands-on hardware education more accessible.I’m passionate about the semiconductor industry and enthusiastic about developing robust digital tools that support silicon innovation. My interests lie in timing closure, digital backend flows, and automation in VLSI design. I\'m always eager to learn and contribute to impactful technologies.

Experience

  1. Product Validation Engineer

    铿腾设计系统公司

    Jun 2025 — Present · Noida, IN

Education

  • Indraprastha Institute of Information Technology, Delhi

    Bachelor of Technology - BTech

    2021 — 2025

Find verified contacts for anyone on LinkedIn

Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.

Free plan included · No credit card required

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Shaurya Thapliyal — Product Validation Engineer at 铿腾设计系统公司 in New Delhi, DL, IN | Unifers