Shantesh Pinge
Physical Design Engineer, Devices Development Group at Intel Corporation
- Role
- Physical Design Engineer at Intel
- Location
- Portland, OR, US
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Shantesh Pinge
Extensive experience in physical design implementation of CPU and SoC products on leading process nodes. Expert in physical-aware logic synthesis, floor-planning, PnR, clock tree synthesis, static timing analysis, ECOs, EM-IR, layout and electrical verification.
Experience
Physical Design Engineer
Sep 2013 — Present · Hillsboro, OR, US
Education
University of Mumbai
Bachelor of Engineering - BE
Portland State University
MS
Skills
- Tcl
- Simulation
- Computer Architecture
- Microprocessors
- Fpga
- C/C++ Stl
- Shell Scripting
- Hardware Design
- Vhdl
- Simulations
- Linux
- Modelsim
- Aldec
- Lab Testing
- Vlsi
- Xilinx
- Digital Design
- Hardware
- Microcode
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.