Shankhadeep Das
Domain Architect at Wipro
- Role
- Domain Architect at Wipro
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Shankhadeep Das
OBJECTIVE-To learn and function effectively in an organization and be able to deliver the best and constantly upgrade my knowledge and skills and make a difference in whatever I doProfessional Profile-• 4.9 years of experience in DFT at NXP Semiconductors as Design Engineer (G3)(20th June 2018 – Current)• 1.9 years of experience in DFT at UST Global (M) Sdn Bhd as Technology Analyst (24th August2016 – 31st May 2018)• 1.5 years of experience in DFT at Sasken Communication Technologies as Engineer (10th March 2015 – 08th August 2016)• 3.5 years of experience in DFT at Infosys Limited as Senior Systems Engineer (2nd May 2011 – 7th October 2014 )• 6 months of VLSI training from Centre of Development of Advanced Computing (CDAC), Pune, in Feb 2011• B.E. in Electronics Engineering from Rashtrasant Tukadoji Maharaj Nagpur University, Nagpur, in May2010Domain Expertise-Good hands on experience on the below DFT tasks-• DFT Scan Insertion• DFT RTL Integration Activities • ATPG pattern generation and pattern verification• ATPG Coverage Improvement• SpyglassDFT• LBIST Verification• SERDES Verification• Memory Test And Repair Integration and Verification• STPL validationGood knowledge on the following tasks-• Functional design flow based on given specification• RTL coding of a design in Verilog• Creating Verilog verification environmentSpecialities-• Coding languages- Verilog• EDA Tools- Synopsys VCS, Cadence NCSIM, Mentor Graphics Tessent Fastscan, Synopsys Tetramax, Mentor Graphics Tessent TestKompress, Cadence RTL Compiler, Cadence Encounter Test True Time, Synopsys DFT Compiler, Synopsys SpyglassDFT, LBIST Architect, Cadence Xcelium, Cadence Genus• Scripting Languages- Perl, Tcl• Protocol- JTAG 1149.1, JTAG 1149.6, IJTAG
Experience
Domain Architect
Mar 2024 — Present · Bengaluru, IN
Education
K.V. ONGC Panvel
Science
2003 — 2006
CDAC Pune
PG Diploma in VLSI
2010 — 2011
Nagpur University
Bachelor of Engineering (B.E.), Electronics Engineering
2006 — 2010
Skills
- Verilog
- Dft
- Atpg
- Serdes
- Boundary Scan
- Testing
- C
- Perl
- Ieee 1149.1
- Logic Bist
- Psro
- Dfx
- Stpl
- C Language
- Unix
- Perl Script
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.