Shalaka Kulkarni
Senior Engineer PDK PV CAD || CAD support || Automated layout generation || PDK runset Development || Diversity India Lead
- Role
- Senior Engineer at Renesas Electronics
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Shalaka Kulkarni
Semiconductor Engineering professional with 6+ years of experience with focus on Physical Verification CAD methodology flow development and support. Have experience in PDK Physical Verification deck development including DRC/LVS/Antenna/Latchup ruledecks for 22nm and 12 nm technologies. Also worked on layout generation for various sub micron technologies, Electrical Inline and Optical ( Metrology, Critical Dimension, Overlay) Test Structures, Layout Design, Tapeout Engineering, Reticle Floorplanning. Currently working in Renesas for the global PDK CAD team with focus on physical verification support for setup and methodology development for flows to run DRC/LVS/Antenna/ERC for various foundries for 90nm/130nm/150nm/180nm/350nm technologies.Experience in leading projects and managing multiple projects simultaneously, training and development of training modules as well as working in cross functional and cross location teams.Completed Master\'s in Electrical Engineering from University of Minnesota-Twin Cities.Skills -> makeflow, tcl and shell scripting to develop flows for CAD support-> Test Structures Layout Design for Process Monitoring - Cadence SKILL, Cadence Virtuoso -> DRC and LVS Runset QA - Cadence SKILL, Cadence Virtuoso -> DRC Runset Development - Siemens Calibre SVRF, Synopsis ICV-> Reticle Floor planning - MaskCompose -> Exposure to quality tool - FMEA, 8D Methodology
Experience
Senior Engineer
Jan 2024 — Present · Bengaluru, IN
Education
Maharshi Karve stree Shikshan Sanstha's Cummins College of Engineering for Women, Karve Nagar Pune 52
Bachelor’s Degree, Electrical, Electronics and Communications Engineering
2010 — 2014
University of Minnesota
Master’s Degree, Electrical Engineering
2016 — 2018
Skills
- Cadence Virtuoso
- Management
- Microsoft Word
- Teamwork
- Functional Verification
- Universal Verification Methodology (Uvm)
- Electrical Engineering
- Dance
- Microsoft Office
- Verilog
- Matlab
- Reading
- Microsoft Excel
- C++ Language
- C
- Programming
- Computer Architecture
- Customer Service
- Microsoft Powerpoint
- Very-Large-Scale Integration (Vlsi)
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.