Shailesh Patel
AI Performance optimization | Deep Learning | Embedded systems | SoC Performance & Power | 5G/4G Modem | Software Development | Team Leadership | Engineering Management
- Role
- Senior Staff Engineer Manager at 高通
- Location
- Hyderabad, TG, IN
- LinkedIn followers
- 500 followers
About Shailesh Patel
Professional Overview## Extensive engineering experience in designing and optimizing AI inference systems, multicore heterogenous embedded systems and wireless communication systems## Drive performance and power optimization of AI workloads on heterogeneous AI accelerators for traditional AI (CNN/NLP) as well Generative AI (LLM/LVM)## Leading cross-functional engineering teams across global sites, driving delivery of AI workload performance optimizations, 5G/4G physical layer features## Expertise in software design and development for heterogeneous multicore SoC embedded systems, primarily for AI acceleration and 5G wireless communication systems.## Proven track record in building and managing high-performing teams, fostering a collaborative and innovative work environment.# Core Competencies## AI Inference Qualcomm AI stack, AIMET, MLPerf and GBAI AI benchmarks, Heterogeneous AI acceleration with NPU & LLM/LVM/CNN model performance optimizations, ML kernels & system software development, SoC Performance & Power management## Deep Python, Pytorch, Tensorflow, Keras, ONNX and ORT based model deployment on edge DL algorithms, Transformer based LLM/LVM architectures, Inference optimization techniques – LORA, KV Caching, GQA, MLA## Embedded System and SW Multicore HW/SW co-design for Hexagon and Xtensa processors; ML Kernels, firmware and BareMetal C/C++/ASM programming, Linux and QURT RTOS, Multithreaded and real time SW design; System debugging with GDB/T32/inhouse Exposure to Mobile and web application programming and frameworks like Javascript, React, Flutter## 5G and 4G Protocol 5G-NR, LTE PHY & Wi-Fi coexistence feature design and Physical layer Firmware, channel processing Kernels and RRC/RRM/Access stratum protocol stack development## Leadership & Engineering Leading Cross functional team of 15+ members with multisite collaboration, Key stack holder engagement and leadership Roadmap planning, Agile development, sprint planning, scrum and delivery ownership and Team building from scratch, skill development, Mentoring and coaching
Experience
Senior Staff Engineer Manager
Dec 2022 — Present
Education
BIRLA VISHVAKARMA MAHA VIDHYALAYA(GIA), V.V.NAGAR 007
Bachelor of Engineering (B.E.), Electrical, Electronics and Communications Engineering
1998 — 2002
Birla Institute of Technology and Science, Pilani
Master of Technology (M.Tech.), Computer Software Engineering
2013 — 2015
Skills
- Embedded Software
- Git
- Perl
- Protocol
- Embedded Systems
- Rrc
- Debugging
- C
- Programming
- Linux Kernel
- Software Design
- Linux
- Wcdma
- Hsdpa
- Umts
- Gprs
- Rtos
- Protocol Stacks
- Gnu Debugger
- Assembly Language
- Firmware
- Snmp
- Gsm
- Wireless
- Arm
- C++
- Digital Signal Processors
- Windows
- System Software
- Jtag
- Cvs
- Vxworks
- Hspa
- Device Drivers
- Tcl
- Scripting
- Cdma
- 3gpp
- 3g
- Femtocell
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.