Shahrukh A. Khan
Senior Research Staff Engineer at IBM Research & IBM Master Inventor
- Role
- Research and Development Engineer at IBM
- Location
- New York, NY, US
- LinkedIn followers
- 500 followers
About Shahrukh A. Khan
My expertise span various aspects of advanced silicon technology development with roles in Design-Technology Co-optimization (DTCO), Power-Performance-Area (PPA) Projections for future technologies, Process Design Kit (PDK) development and evaluations, Design, Test and Characterization of Best of Breed FEOL/MOL/BEOL Test Structures for rapid electrical assessment of systematic device & yield limiters. Mentoring and strategic collaborations are the cornerstones of my professional journey, fostering a culture of innovation and excellence within the teams I work in and lead. • Designated IBM Master Inventor for prolific contribution to IBM Semiconductor IP Portfolio. • Recipient of several IBM and Globalfoundries Awards for Technical Excellence, Cross-functional Collaboration & Commitment to Client Success.
Experience
Research and Development Engineer
Jan 2022 — Present
DTCO (Design-Technology Co-Optimization), Pathfinding Technology Development, IBM, Albany, NYResponsible for Device Architecture & Process Assumptions definitions for advanced lateral and vertical transport technologies post 2nm node- Power, Performance, Area (PPA) Benchmarking- Identify and Implement innovative scaling enablers for logic & SRAM, allowing to focus on early Si learning- Identify and co-optimize innovative device performance step up elements while meeting scaling requirements.
Education
Mirzapur Cadet College
Secondary and Higher Secondary Schooling
1989 — 1995
University at Buffalo
MSEE (2004) & BSEE (2001)
Sacred Heart University
Master of Science in Businees Analytics
2019 — 2021
Lehigh University
Doctor of Philosophy (PhD)
Skills
- Semiconductors
- Tanner Eda
- Flat Panel Display
- Physics
- Characterization
- Display Technology
- Oxide, Poly-Si, a-Si, Organic Tfts
- Statistical Process Control (Spc)
- Semiconductor Failure Analysis
- Cmos
- Process Integration
- Soi
- Atomic Layer Deposition
- Cadence Virtuoso
- Microsoft Office
- Project Management
- Lean Six Sigma
- Failure Analysis
- 8d Problem Solving
- Simulations
- Manufacturing
- Finfet
- Tft
- Device Physics
- Research and Development (R&D)
- Thin Films
- Design of Experiments
- Electronics
- Strain Engineering in Thin Films
- Nanotechnology
- Device Reliability
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.