Sharat Chandra Muthyala
Director of Engineering @ Intel | SoC design | IP design | Ex Nvidia | Ex Cisco
- Role
- Director of Engineering at Intel
- Location
- Hyderabad, TG, IN
- LinkedIn followers
- 500 followers
About Sharat Chandra Muthyala
Technical leader with 20+ years of cross domain experience ranging from architecture, RTL design, Synthesis, timing, power analysis, system/IP verification, FPGA prototyping to Silicon Bringup.• Led RTL design, Low power verification, System level verification and Unit level Verification of various modules in Tegra SoC processors (from first generation [APX] to ninth generation [Xavier]). • Executive member from Nvidia in SD card org and JEDEC (eMMC) forum. Participated in SD/SDIO4.x, SD host4.x and eMMC5.x specification development. • Have experience in designing modules [packet buffers, queue managers, push buffers etc,] using formal techniques (using IFV). • Support for SW team in developing drivers, FPGA debug and Si debug.• Working experience with cross functional teams like back end, analog I/O pad and SW teams to ensure IP requirements are met at each stage. • Post-si customer debug support. • Developed a good number of unit level test benches for the modules in Tegra SoC using System Verilog with zero bugs found in Silicon. • Worked on tree build and regression flows used at Nvidia – participated in adding new features to existing regression and build systems which use GNU Make, Python and mysqlDB for development• Led low power verification effort for third generation Tegra SoC – used MVSIM and MVRC tools• Manage design and verif teams for on time deliveries.• Mentored junior engineers and freshers in design, verification and other front-end activities.
Experience
Director of Engineering
Mar 2024 — Present · Hyderabad, IN
Education
Jawaharlal Nehru Technological University
BTech, Electronics & Communication
1999 — 2003
Osmania University
Master of Technology (M.Tech.), VLSI design
2003 — 2005
Skills
- Asic
- Amba Axi Apb Ahb
- Sd
- Functional Verification
- Emmc
- Soc
- Integrated Circuit Design
- Systemverilog
- Rtl Design
- Vera
- Ddr
- Mvsim
- Vlsi
- Debugging
- Gate Level Simulation
- Verilog
- Sd Host
- Simulations
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.