Sayeesh Kapu

Role
Analog Design Engineer at Intel
Location
Santa Clara, CA, US
LinkedIn followers
500 followers

About Sayeesh Kapu

Analog Design Engineer at Intel, working on die to die I/O design. • Worked as an…

Experience

  1. Analog Design Engineer

    Intel

    Aug 2016 — Present

    Analog engineer working on die to die I/O

Skills

  • Wireless
  • Analog Circuit Design
  • Power Amplifiers
  • Pll
  • Rf Test
  • Delta Sigma Modulators
  • C
  • Cadence Virtuoso
  • Agilent Ads
  • Board Station Xe
  • Matlab
  • Pspice
  • Mentor Graphics
  • Embedded Systems
  • Analog Ic
  • Debugging
  • Programming
  • Data Structures
  • Dc-Dc Converters
  • Rf Design
  • Switch Capacitor
  • Spectrum Analyzer
  • Cadence
  • Vhdl
  • Network Analyzer
  • Microsoft Office
  • C++
  • Adcs
  • Vlsi
  • Verilog

Find verified contacts for anyone on LinkedIn

Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.

Free plan included · No credit card required

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Sayeesh Kapu — Analog Design Engineer at Intel in Santa Clara, CA, US | Unifers