Saurabh Singh
Design Verification Engineer @Infineon Technologies
Munich, DE
EMAILS
MOBILE NUMBERS
+91 *********19
Signup · Get unlimited contacts
WORK HISTORY
Oct 2022 — Present
Design Verification Engineer @Infineon Technologies
View department →
Munich, DE
Area: IP level verification of secure IPs like RNG
EDUCATION
N/A
University of Stuttgart
Master of Science (M.Sc.), Embedded Systems
N/A
Maharshi Dayanand University
Bachelor of Engineering (BE), Electronics and Communication
ABOUT SAURABH SINGH
Design Verification Engineer @ Infineon Technologies
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.