Satish Bhadgaonkar
Senior Member Of Technical Staff at Maxim
- Role
- Senior Member of Technical Staff at Maxim Integrated
- Location
- Tempe, AZ, US
- LinkedIn followers
- 500 followers
Information TechnologyView LinkedIn profile
About Satish Bhadgaonkar
I am a meticulous and process-driven Analog and Mixed Signal Design Engineer with 7+…
Experience
Senior Member of Technical Staff
Jun 2021 — Present · Chandler, AZ, US
Education
Walchand College of Engineering
Bachelor of Technology (B.Tech.)
2008 — 2012
Arizona State University
Master's Degree
2013 — 2015
Skills
- Low Power Systems
- Matlab
- Low-Power Design
- C++
- Cadence Virtuoso
- Functional Verification
- Static Timing Analysis
- Synopsys Tools
- Real Time Operating Systems
- Proteus
- Integrated Circuit Design
- Microprocessors
- Iar Embedded Workbench
- C
- Programming
- Rtl Coding
- Spectre
- Vlsi
- Assembly Language
- Xilinx
- Systemverilog
- Analog Circuit Design
- Mixed Signal
- Circuit Design
- Firmware
- Embedded C
- Microcontrollers
- Analog and Mixed Signal Circuit Design
- Keil
- Adcs
- Logic Design
- Ni Labview
- C++ Language
- Cadence Spectre
- Perl
- Embedded Systems
- Cadence
- Verilog
- Rtl Verification
- Xilinx Ise
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.