Satish Sethuraman
Principal Engineer, CPU Design at \"All Cores Engineering\" Group
- Role
- Principal Engineer at Intel
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Satish Sethuraman
High Performance Circuit Design, Cache Design, SRAM design, Custom Digital Circuit, Low Power techniques, STA, Latch Based Designs, SIMD & Floating Point Units, Multi Corner Convergence, Transistor level simulations/Design.
Experience
Principal Engineer
Mar 2024 — Present · Bengaluru South, IN
Education
Madras Institute of Technology
Bachelor of Engineering (B.E.), Electronics & Instrumentation
2002 — 2006
Indian Institute of Science (IISc)
M.Tech, Electronic Design & Technology
2007 — 2009
Skills
- Sta
- Static Timing Analysis
- Device Drivers
- Formal
- Alu
- Debugging
- Microprocessors
- Perl
- Physical Design
- Cpu Architecture
- Characterization
- C
- Soc
- Synthesis
- 802.11
- Cmos
- Circuit Design
- Simd
- Floating Point
- Cpu
- Vlsi
- Rtl Design
- Low-Power Design
- Linux Kernel
- Linux
- Verilog
- Vhdl
- Wireless
- Characterisation
- Low Power Design
- Asic
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.