Sarvesh Singh
ASIC Engineer
- Role
- Sr Silicon Design Engineer at AMD
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Sarvesh Singh
More than 3 years of work experience in hardware design and verification. I have completed verification of a block from start to end. During my journey i have worked on several languages like system verilog/UVM, python, perl, c++ etc. I have also worked on and interested in Machine learning/AI and have submitted some Kaggle projects successfully.
Experience
Sr Silicon Design Engineer
Sep 2021 — Present · IN
Education
Indian Institute of Science (IISc)
Master’s Degree, Microelectronics
2015 — 2017
National Institute of Technology Surat
Engineer's Degree, electrical engineering
2009 — 2013
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.