Sarath Racherla
Meta
San Diego, CA, US
EMAILS
MOBILE NUMBERS
+13•••••••44
Signup · Get unlimited contacts
WORK HISTORY
Present
@Meta
View department →
EDUCATION
2006 — 2007
North Carolina State University
M.S., Electrical Engineering
2001 — 2005
Chaithanya Bharathi Institute of Technology (CBIT), Hyderabad
Bachelor of Engineering - BE, Electronics and Communications Engineering
SKILLS
Functional VerificationDevice DriversSystemcAsicVery-Large-Scale Integration (Vlsi)VlsiVhdlScriptingUvmOvmVerilogSystemverilog
ABOUT SARATH RACHERLA
RTL designer and ASIC verification engineer with experience in multiple silicon…
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.