Santosh Pathak
- Role
- Senior Verification Manager at Analog Devices
- Location
- Bengaluru, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Santosh Pathak
Currently working as DV Architect/Lead at Intel Technology, driving overall validation in…
Experience
Senior Verification Manager
Jul 2023 — Present
Skills
- Tcl
- Low-Power Design
- Verilog
- Emulation
- Systemc
- Uvm
- Omap
- Vlsi
- Vmm
- Amba Ahb
- Microprocessors
- Debugging
- Asic
- Logic Synthesis
- Wireless
- Static Timing Analysis
- Semiconductors
- Power Management
- Ic
- Hardware Architecture
- Arm
- Logic Design
- Embedded Systems
- Primetime
- Device Drivers
- Fpga
- Dft
- Rtl Verification
- Rtl Coding
- Silicon
- Pcie
- Physical Design
- Integrated Circuit Design
- Cmos
- Timing Closure
- Vhdl
- Mixed Signal
- Ncsim
- Soc
- Rtl Design
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.