Santhosh Muthaian
RF Layout Design Engineer
- Role
- Staff Engineer at Marvell Technology
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Santhosh Muthaian
Experienced Analog/Mixed signal IC Layout design in 16nm FinFet technology.Experienced Analog/Mixed signal IC Layout design in 28nm Mosfet technology.Experienced Analog/Mixed signal IC Layout design in 65nm technology node. Have developed layout of Differential Amplifiers, Current Mirrors, Biasgen blocks etc.Familiar with scripting language, Cadence SKILL and Pyxis Ample.Good working knowledge of Linux OS, shell scripts and Python programming. I have been exposed to industry standard EDA tools like Cadence Virtuoso Layout XL, Pyxis Layout, Calibre, Cadence Allegro, gEDA PCB.Independent and ability to take on responsibility.
Experience
Staff Engineer
Apr 2024 — Present · Bengaluru, IN
Education
RNSIT, Bangalore
Bachelor's degree, Electrical, Electronics and Communications Engineering
2010 — 2014
BITS Pilani Work Integrated Learning Programmes
Master of Technology - MTech, Microelectronics
2020 — 2022
Skills
- Image Processing
- Shell Scripting
- Lvs
- Cadence Virtuoso Layout Editor
- Linux
- Pyxis
- Vhdl
- C
- Programming
- Perl
- Embedded Systems
- Cadence Skill
- Drc
- Verilog
- Analog
- Computer Vision
- C++
- Python
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.