Sanskar Jaiswal
VLSI DV Engineer | Qualcomm | Alphawave Semi | IIT BOMBAY’24 | NITPy’21
- Role
- Design Verification Engineer at Qualcomm
- Location
- Mumbai, MH, IN
- LinkedIn followers
- 500 followers
About Sanskar Jaiswal
I am Sanskar Jaiswal, currently pursuing MTech in Electronic Systems (2nd Year) from the Indian Institute of Technology, Bombay, India.I am open to work and looking for a job in Digital VLSI Design. If you have any opportunity for me, please let me know. I will be more than happy to connect and work with you. With that, I am passionate about Processor Design, ASIC Design, Physical Design, RTL Design, and have excellent problem-solving skills and the ability to perform well in a team.My MTech Project involves designing a DSP Co-processor and integrating it with AJIT uP( an in-house built processor) to build an SoC around it->Primary Skills: Digital VLSI Design | ASIC Design flow | RTL Design | Processor Design | Physical Design | Computer Architecture ->Programming Language: Verilog | VHDL | C | TCL |NGSpice->Software/Tools: Intel Quartus Prime | Xilinx Vivado | Vivado HLS | Ng SpiceThank you for visiting my profile.
Experience
Design Verification Engineer
Dec 2025 — Present · Pune, IN
Education
Angels Public School, Vasundhara Enclave, New Ashok Nagar, New Delhi-96
Class-X
2014 — 2015
National Institute of Technology Puducherry
Bachelor of Technology - BTech, Electronics and Communications Engineering
2017 — 2021
Indian Institute of Technology, Bombay
Master of Technology - MTech, Electronic Systems
S.D.S. Inter College, Sauraha, Maharajganj, Uttar Pradesh
Senior Secondary, Science with Maths
2015 — 2017
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.