Sanjay Y.
SoC Design at Xilinx
- Role
- Sr Design Engineer Ii at Xilinx
- Location
- Hyderabad, TG, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
Experience
Sr Design Engineer Ii
Jun 2020 — Present
Education
Pune University
Bachelor of Engineering (BEng), Electrical, Electronics and Communications Engineering
2009 — 2013
Skills
- Application-Specific Integrated Circuits (Asic)
- Electronics
- Virtualization
- Fpga
- Vlsi
- Cache Coherency
- Hmc
- Hbm
- Digital Electronics
- Rtl Design
- Verilog
- Performance Analysis
- Interconnect
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.