Sanjay Singh Yadav

Senior STA Engineer at AMD | Xilinx Inc. | NIT Trichy

Role
Senior Silicon Design Engineer at AMD
Location
Hyderabad, TG, IN
LinkedIn followers
500 followers

About Sanjay Singh Yadav

Experiences in semiconductor EDA field, presently working for Xilinx India• Responsible for Developing, Maintaining and adding new features in the Automation Infrastructure using PYTHON,PERL,CSH and TCL• Expertise in creating,randomizing test cases and testplans based on frequency,Data width etc for various memory Interfaces like DDR3,DDR4,RLDRAM3,QDRII and QDRIV using PERL scripting Language• Responsible for writing RTL (Verilog Codes) used for automation,Testing features of the memory interfaces and debug of Hardware flow of various memory interfaces using XILINX IPs like VIO(Virtual Input/Output) and ILA (Internal Logic Analyser)• Expertise in automation of Hardware flow to validate memory interfaces like DDR3,DDR4,RLDRAM3,QDRII and QDRIV with XILINX Ips like VIO ( Virtual Input/Output Interface) and ILA (Internal Logic Analyser) using TCL scripting Language.• Good Knowledge in Verilog, System Verilog, Perl, TCL and Shell scripting.• Hands on experience on Perforce, JIRA• Hands on experience on Linux Operating System.• Result oriented, self-driven, highly motivated and hungry to learn new technologies, methodologies, strategies and processes

Experience

  1. Senior Silicon Design Engineer

    AMD

    Nov 2023 — Present · Hyderabad, IN

    Developing customer focussed tools/commands to optimize implementation solutions using Tcl/Python/Perl/Shell-scriptingAnalyzing performance and make implementation choices to optimize timing Analyze and optimize design for power efficiency and power integrityWork with verification and physical design teams to achieve high quality design and successful tape outSkills: VLSI CAD · Python (Programming Language) · Customer Engagement · Product Development · Verilog

Education

  • National Institute of Technology, Tiruchirappalli

    Master's degree, Electronics and Communications Engineering

    2014 — 2016

  • Rajiv Gandhi Prodyogiki Vishwavidyalaya

    Bachelor of Engineering (BE), Electronics and Communications Engineering

    2009 — 2013

  • ST. FRANCIS HER. SEC. SCHOOL

    XII, PCM (Physics, Chemistry, Mathematics)

    1997 — 2009

Skills

  • C
  • Opnet
  • Html
  • Warp
  • Usrp
  • Networking
  • Microsoft Office
  • Matlab
  • Signal Processing
  • Mathematica
  • C++
  • Gnu Radio
  • Xilinx Ise
  • Labview
  • Python
  • Latex
  • Microsoft Excel
  • Vhdl
  • Rtl-SDR
  • Cadence
  • Verilog

Find verified contacts for anyone on LinkedIn

Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.

Free plan included · No credit card required

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.