Sanjana Pisal
Design Verification Engineer @Google
Bengaluru, KA, IN
EMAILS
MOBILE NUMBERS
+91 *********19
Signup · Get unlimited contacts
WORK HISTORY
Jun 2024 — Present
Design Verification Engineer @Google
View department →
Bengaluru, IN
EDUCATION
2019 — 2021
Punjab Engineering College
Master of Technology - MTech, VLSI Design
1998 — 2011
IES King George
SSC
2011 — 2013
DG Ruparel College of Arts, Science and Commerce
HSC
2013 — 2017
Vidyalankar Institute of Technology, Mumbai
Bachelor's of Engineering, Electronics and Telecommunication Engineering
SKILLS
ManagementMicrosoft OfficeCustomer ServicePublic SpeakingPythonElectronicsPowerpointLeadershipCProgrammingMatlabJava
ABOUT SANJANA PISAL
Formerly Design Verification Intern at Western Digital• Hands on VHDL, Verilog, System Verilog and UVM• Working knowledge of AMBA bus architecture, SOC interconnects• Sound knowledge of Digital design and Verification concepts• Familiarity with UNIX, Python scripting, OOP concepts
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.