Sanjana Bj

Soc Design Engineer @Intel

Santa Clara, CA, US
MOBILE NUMBERS
+91 *********19

Signup · Get unlimited contacts

WORK HISTORY

Feb 2023 — Present

Soc Design Engineer @Intel

View department →

Working on custom memory layouts- Responsible for designing multiport memory macro’s.

ABOUT SANJANA BJ

Experienced Mask Layout Design Engineer with 6 years of industry experience in Memory…

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Sanjana Bj — Soc Design Engineer at Intel in Santa Clara, CA, US | Unifers