Samir Senapati Polobody
- Role
- Intel
- Location
- Bhubaneshwar, OD, IN
- LinkedIn followers
- 500 followers
Experience
Present
Education
St. Vincent's convent school
High School
1994 — 2006
Vellore Institute of Technology
B. Tech, Electronics and Communication
2008 — 2012
KIIT UNIVERSITY
HIGHER SECONDARY, SCIENCE
2006 — 2008
The University of Texas at Dallas
Master's Degree, Digital Systems
2014 — 2016
RV-VLSI
Advanced diploma in ASIC design, VLSI
2013 — 2014
Skills
- Fpga
- Java
- Universal Verification Methodology (Uvm)
- Uvm
- Vhdl
- Perl Script
- Rtl Verification
- Linux
- Modelsim
- System Verilog
- Verilog
- Rtl Design
- Windows
- Field-Programmable Gate Arrays (Fpga)
- Specman
- Microcontrollers
- C
- Programming
- Microsoft Office
- Vlsi
- Xilinx
- Systemverilog
- Questa
- Very-Large-Scale Integration (Vlsi)
- Perl
- Embedded Systems
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.