Sameer Shaik
IP Logic Design Engineer @ Intel Corporation | MS in Electrical Engineering
- Role
- Ip Logic Design Engineer at Intel
- Location
- Portland, OR, US
- LinkedIn followers
- 500 followers
About Sameer Shaik
IP Logic Design Engineer at Intel with experience in RTL design, formal verification, and SoC integration. I am an expert in making high-quality RTL IPs with parameters, cleaning up lint and CDC, integrating interfaces, and utilizing Cadence Formality to verify for formal equivalence when implementing ECOs. I\'ve worked on fuse programming and CRC validation for IP bring-up, and I\'ve worked with verification teams to fix UVM environments and make SystemVerilog Assertions with JasperGold. I know how to use Verilog, SystemVerilog, Python, and other industry-standard tools. I\'m passionate about making sure designs are valid, automating processes, and creating scalable, production-ready IPs for the latest semiconductor technologies.
Experience
Ip Logic Design Engineer
Apr 2023 — Present · Portland, OR, US
Education
Portland State University
Master of Science - MS
2021 — 2023
Sathyabama University
Bachelor's degree
2014 — 2018
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.