Sandeep Saini
VLSI CAD at Synaptics
- Role
- Vlsi Cad at 新思國際科技有限公司
- Location
- San Jose, CA, US
- LinkedIn followers
- 500 followers
About Sandeep Saini
25 years as an Electronic Design Automation professional working in the semiconductor, consumer electronics and communications industry responsible for implementing design methodologies, developing EDA flows, developing Process Design Kits (PDK\'s), developing and executing reliability and chip integrity solutions, power analysis, DRC/LVS/Extraction, electrical and DFM rule development, Analog and Mixed signal flows (AMS), digital design flows, implementing digital designs using FPGA’s (Field Programmable Gate Arrays), developing flows for custom layout and P&R flows, developing behavioral models, IP integration, Data Management, EDA tools and leading a team of CAD development Engineers. Additional responsibilities include developing business relationships with EDA (Electronic Design Automation) tool vendors, EDA market research and partnering with process engineers/foundries for process rule development and yield enhancement.
Experience
Vlsi Cad
Apr 2011 — Present
Responsibilities IncludeDesign MethodologyPower AnalysisIP integerationPDK management Foundry InterfaceMixed Signal FlowsSpice/Functional SimulationTapeout SupportData ManagementCAD Scripting/AutomationSupporting global design centers
Education
Panjab University
BSEE
1989 — 1993
Golden Gate University
Master's Degree, Business
2005 — 2010
University of California, Santa Cruz
VLSI Design
1997 — 1999
Skills
- Mixed Signal
- Physical Verification Drc Lvs
- Voltage Domain Crossing
- Parasitics Extraction (Lpe)
- Netlistiing
- Cadence Analog Artist
- Ncsim
- Hardware Architecture
- Cadence Virtuoso Xl
- Nc-Verilog
- Fpga
- Asic
- Veritas Cluster Server
- Lvs
- Cadence
- Ic
- Cadence Assura
- Analog
- Tapeout Support
- Cadence Custom Router (Ccar)
- Design Methodology
- Semiconductors
- Cadence Ams
- Soc
- Perl Script
- Synchonicity (Enovia)
- Cadence Virtuoso
- Icc P&R
- Drc
- Sos (Cliosoft)
- Pdk Development
- Shell Scripting
- Foundry Interface
- Ir Drop Analysis (Apache Totem / Cadence Voltage Storm)
- Integrated Circuit Design
- Vcs
- Skill
- Cadence Spectre
- Perl
- Eda
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.