Sai Dheeraj Polagani
- Role
- Arm
- Location
- Austin, TX, US
- LinkedIn followers
- 500 followers
About Sai Dheeraj Polagani
SoC Design Engineer at ARM, Austin, Texas. Experience in SOC design cycle from…
Experience
Present
Skills
- Lvs
- Cadence
- Static Timing Analysis
- Digital Electronics
- Synopsys Tools
- Tcl
- Semiconductors
- Application-Specific Integrated Circuits (Asic)
- Shell Scripting
- Physical Verification
- Verilog
- Soc
- C
- Vlsi
- Very-Large-Scale Integration (Vlsi)
- Perl
- Embedded Systems
- Eda
- Low-Power Design
- Logic Design
- Rtl Design
- Atmel Avr
- Unix
- Physical Design
- Computer Architecture
- Logic Synthesis
- Modelsim
- Place & Route
- Timing Closure
- Fpga
- Asic
- Xilinx Ise
- Drc
- Dft
- Floorplanning
- Xilinx
- Systemverilog
- Clock Tree Synthesis
- Integrated Circuit Design
- Signal Integrity
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.