Sai Lokesh Yeddula

Design Verification Engineer @BITSILICA

Hyderabad, TG, IN
MOBILE NUMBERS
+91 *********19

Signup · Get unlimited contacts

WORK HISTORY

Aug 2025 — Present

Design Verification Engineer @BITSILICA

View department →

Hyderabad, IN

EDUCATION

2019 — 2023

Nalla Narasimha Reddy Education Society Group of Institutions

Bachelor of Technology - BTech, Electronics and communication

N/A

Sri Vaishnavi High School

High School Diploma

N/A

Sri Chaitanya Junior Kalasala

Intermediate, Math, Physics and Chemistry

ABOUT SAI LOKESH YEDDULA

After completing my degree in Electronics and Communication Engineering, I explored diverse fields—from Python programming and web development (HTML, CSS, JavaScript) to data analysis. During a 2-month virtual internship in software testing using Katalon Studio, I learned the importance of precision and attention to detail. Outside of engineering, I directed a short film titled “MYRIAD,” leading a team of 10 and honing my leadership, teamwork, and time management skills — qualities I bring to every technical project. My true passion lies in chip design and VLSI. Over the past year, I’ve designed and verified digital systems, completing projects such as Router1X3 RTL Design and Verification and AHB to APB Bridge Verification, which sharpened my technical skills and problem-solving abilities.Currently, I’m working on the design and verification of an APB-based GPIO module as part of my internship at Maven Silicon, where I’m also deepening my knowledge of SystemVerilog, UVM methodologies, and industry-standard tools like Synopsys VCS, Design Compiler, and Xilinx Vivado.Beyond work, I enjoy exploring new technologies, helping friends debug their code, and sharing knowledge with others. I believe every challenge is an opportunity to grow and learn.If you’re looking for someone passionate, curious, and ready to make an impact in the semiconductor industry, I’d love to connect and share ideas!

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Sai Lokesh Yeddula — Design Verification Engineer at BITSILICA in Hyderabad, TG, IN | Unifers