Sachin Saxena
Principal Design Engineer at Cadence Design Systems
- Role
- Principal Design Engineer at Cadence
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
Experience
Principal Design Engineer
Jul 2023 — Present · IN
Education
NIRMALA CONVENT SCHOOL
INTERMEDIATE, SCIENCE
1996 — 2008
Indian Institute Of Information Technology Allahabad
Master of Technology (M.Tech.), MICROELECTRONICS
2013 — 2015
Skills
- Fpga
- Unix
- Linux
- Modelsim
- Cadence Virtuoso
- Skill
- Analog Circuit Design
- Multisim
- Perl
- Xilinx
- C
- Programming
- Verilog
- Tanner Eda
- Xilinx Ise
- Vhdl
- Matlab
- Silvaco
- Digital Electronics
- Vlsi
- Analog Cmos Design
- C++
- Tcl
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.