Sabareesh Reddy
Physical Design Engineer at Tech Mahindra
- Role
- Physical Design Engineer at Tech Mahindra
- Location
- Bengaluru, IN
- LinkedIn followers
- 500 followers
About Sabareesh Reddy
Handled Netlist to GDS ll at block level for multiple tape outs. Hands on experience on technology nodes like 6nm, 7nm, 10nm, 10++nm, 14nm & 28nm. Hands on experience in floor planning, placement, optimizations, CTS and routing. Exposure in physical implementation of timing/ functional Eco\'s. Good knowledge of Timing Analysis and timing closure, ECO generation and Implementation and all Physicalchecks. Have strong knowledge in all physical verification flows. Familiar in icc and icc2 tool to do manual DRC, LVS, DENSITY, DFM, EXTRACTION and ANTENNA fixes. Good experience in using synopsys ic compiler, icc2 and IC Validator. Experience in foundry runset creation (for DRC/LVS/ ERC/DFM).
Experience
Physical Design Engineer
Feb 2021 — Present · Bengaluru, IN
Education
MJR college of engineering and technology
Bachelor of Technology - BTech, Electrical, Electronics and Communications Engineering
2013 — 2017
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.