Rupinjeet Singh
Senior Verification Engineer at Google
- Role
- Senior Design Verification Engineer at Google
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Rupinjeet Singh
Design verification (SoC DV, IP DV): Expertise in creation of verification plan, test bench development, generation of constrained random stimuli, scoreboard development, feature verification and debug, functional and code coverage analysis/closure.• Functional Safety (Fault Injection and FMEDA preparation): Certified Functional Safety Engineer (ISO26262 by TUV-SUED) having expertise in flow development, workload development, strobe list definitions, fault extraction and injection, fault coverage analysis/closure, expert judgement. Experience in creation of FMEDAs.• Formal Verification: Expertise in doing SoC checks using formal techniques• Programming Languages: C/SV (UVM)/Specman-e/HDL (VHDL, Verilog)• Scripting languages: Perl, TCL• Tools: NCSIM, IEV, JG, Specman, XFS, vManager, vPlanner
Experience
Senior Design Verification Engineer
Dec 2022 — Present · Bengaluru, IN
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.