Rohit Chaurasia
Design Engineer @ NXP Semiconductors || Ex-inter @ Samsung || M.Tech @ NITKKR || ECE @ MMMUT
- Role
- Design Engineer at 恩智浦半导体
- Location
- Varanasi, IN
- LinkedIn followers
- 500 followers
About Rohit Chaurasia
Currently working in the Design Methodology team at NXP semiconductors. Very good work…
Experience
Design Engineer
Jul 2022 — Present · Noida, IN
1) Tool knowledge: a) spyglass from synopsysb) Vcspyglass from synopsys c) Questasim from Siemensd) Time vision from Ausdiae) Xilinx ISE, ViVado2) Worked on spyglass and Questa constraints3) Worked on two different flows.4) Regression works for Version Qualification for spyglass and Questa Lint, CDC and RDC.5) Debugging Lint, CDC and RDC issues.6) Dashboard generation using Python scripting.
Education
National Institute of Technology Kurukshetra
M.tech
2020 — 2022
Madan Mohan Malaviya University of Technology
Bachelor of Technology
2015 — 2019
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.