Rohan Patil
Design Verification Engineer at Google
- Role
- Design Verification Engineer at Google
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
Experience
Design Verification Engineer
Sep 2022 — Present
Education
University of Mumbai
Bachelor of Engineering (BE), Electronics Engineering
2010 — 2013
Skills
- Uvm
- Assertion Based Verification
- Perl Script
- Linux
- Modelsim
- Xilinx Ise
- Application-Specific Integrated Circuits (Asic)
- Open Verification Methodology
- Verilog
- Perl
- Vlsi
- System Verilog
- Functional Verification
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.