Robert Lipsey
Fellow at Cadence Design Systems
- Role
- Fellow at Cadence
- Location
- Fort Collins, CO, US
- LinkedIn followers
- 500 followers
Information TechnologyView LinkedIn profile
About Robert Lipsey
Over 16 years experience in ASIC physical design. Expert in high performance / lower…
Experience
Fellow
Jul 2015 — Present
Education
University of Virginia
Bachelor of Science (B.S.)
1991 — 1995
University of Virginia
Master of Science (MS)
1995 — 1997
Skills
- Low-Power Design
- Arm
- Asic
- Tcl
- Eda
- Clock Tree Synthesis
- Timing Closure
- Cadence Encounter
- Static Timing Analysis
- Physical Design
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.