Ritweek Singh

FPGA HFT | Ex-Siemens EDA | IIT (BHU) Varanasi

Role
Fpga Developer at Mathisys
Location
Varanasi, UP, IN
LinkedIn followers
500 followers
Information TechnologyView LinkedIn profile

About Ritweek Singh

Currently, I am a R&D engineer at Transactor team of Siemens EDA with 2.5yr exp in…

Experience

  1. Fpga Developer

    Mathisys

    Aug 2025 — Present · Gurugram, IN

Education

  • Delhi Public School, Korba

    10th

    2010 — 2016

  • Shiv Jyoti Convent School

    CBSE: 10+2

    2016 — 2018

  • Indian Institute of Technology (Banaras Hindu University), Varanasi

    Bachelor's degree

    2018 — 2022

Find verified contacts for anyone on LinkedIn

Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.

Free plan included · No credit card required

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Ritweek Singh — Fpga Developer at Mathisys in Varanasi, UP, IN | Unifers