Ritika Pore
Analog Circuit Design Intern @ INTEL || M.Tech@IIT MANDI - VLSI || Ex- Denso Ten Minda Private Ltd. || Intern - Sagacious IP || B.Tech- ECE
- Role
- Analog Circuit Design at Intel
- Location
- South Delhi, IN
- LinkedIn followers
- 500 followers
Experience
Analog Circuit Design
Jun 2024 — Present · Bengaluru, IN
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.