Revathi Ganesan
Layout Design Engineer at Intel Corporation
- Role
- Layout Design Engineer at Intel
- Location
- Bengaluru, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Revathi Ganesan
Oversees definition, design, verification, and documentation for SoC (System on a Chip)…
Experience
Layout Design Engineer
Mar 2023 — Present · Bengaluru, IN
Education
Nirma University
Master of Engineering - MEng, Embedded Systems
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.