Renuk Sai

Graphics Hardware Engineer

Role
Dft Engineer at Intel
Location
Bengaluru, KA, IN
LinkedIn followers
500 followers

About Renuk Sai

DfT Engineer with experience on handling various DfT activities- Good knowledge of DfT concepts- DRC analysis and cleanup RTL with Spyglass - Scan Insertion (Synopsys Design Compiler & Cadence Modus)- ATPG for SAF, TDF and Cell Aware Test (Mentor Tessent Testkompress)- Coverage Analysis and Improvement- Timing and No-Timing Simulations (Synopsys Verdi)- MBIST (Tessent MemoryBist)- Good Understanding of 1149.1, P1500, IJTAG, OCC and EDT, Idqq and TPI- Perl scripting

Experience

  1. Dft Engineer

    Intel

    Jun 2022 — Present

Education

  • REVA University

    Master of Technology - MTech, VLSI and Embedded Systems

    2015 — 2017

Find verified contacts for anyone on LinkedIn

Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.

Free plan included · No credit card required

This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.

Renuk Sai — Dft Engineer at Intel in Bengaluru, KA, IN | Unifers