Ravi Singh
High Speed SERDES IP Design (Synopsys)
- Role
- Analog Design Staff Engineer at Synopsys Inc
- Location
- Hyderabad, TG, IN
- LinkedIn followers
- 500 followers
About Ravi Singh
Experienced Engineer with a demonstrated history of working in the semiconductors industry as Analog circuit Design such as BGR and BIAS(PTAT,CTAT and Reference current generation), Relaxation oscillator(45 to 80Mhz clk Gen),CP \"Charge Pump\"(1.8V to 2.5 V),PMOS/NMOS type LDO for MRAM application.Regulators design for different load conditions and required PSRR. voltage to current (V to I) design for different bias current applications.High speed circuit design for PCIe with different gen5,gen4 ethernet protocol for different data rate 32Gbps to 2Gbps application.Rx front end circuit design such as Rx-term,ESD,tcoil and different stage(ATT, buf, CTLE, VGA1 and VGA2 for equalizer technique. SNR,linearity and gain improvement for JTOL improvement. SAR-ADC. Strong engineering professional with a Master\'s degree focused in VLSI Design from INDIAN INSTITUTE OF ENGINEERING SCIENCE AND TECHNOLOGY, SHIBPUR.
Experience
Analog Design Staff Engineer
Jul 2023 — Present · Hyderabad, IN
Education
Barkatullah Vishwavidyalaya
Bachelor of Technology - BTech
2009 — 2013
Indian Institute of Engineering Science and Technology (IIEST), Shibpur
Master's degree
2015 — 2017
Skills
- Cadance Innovus
- Power Mangment Circuit Design for Memory Architecture
- Field-Programmable Gate Arrays (Fpga)
- Memory Design (Sram and Stt-Mram)
- Matlab
- Hspice
- C
- Linux
- Layout Design
- Cadence Virtuoso
- Analog Circuit Design
- Shell Scripting
- Vhdl
- Analog and Mixed Signal Design
- Verilog
- Caliber
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.