Ravi Challagulla
Cellular Baseband ASIC Design Engineer
- Role
- Cellular Baseband Asic Design Engineer at Intel
- Location
- Santa Clara, CA, US
- LinkedIn followers
- 500 followers
Experience
Cellular Baseband Asic Design Engineer
Feb 2016 — Present
Education
Osmania University
B.E, ECE
1997 — 2001
Arizona State University
M.S, Electrical Engineering
2001 — 2003
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.