Ramyashree G R
Analog Design Engineer |PMIC|SERDES| RCOMP | Amplifiers| BGR| protection circuits for PMIC,OVP,OTP| Comparators |Level shifters| Aging | electrical overstress| RV&Monte Carlo| Buffers
- Role
- Senior Analog Design Engineer at Cyient
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Ramyashree G R
Motivated, Dynamic CMOS Analog/Digital IC design engineer, with 7+ years of experience, sound knowledge in the design of analog building blocks such as Bandgap Reference(BGR), Current reference, Comparators, Amplifiers, bias block,voltage protection block, termination Resistance calibration.knowledge on Complete IC design Cycle, RCOMP design, Clock path Buffers and Drivers
Experience
Senior Analog Design Engineer
Aug 2022 — Present · Bengaluru, IN
Education
Acharya Institute Of Technology
Engineer's Degree
2009 — 2013
SJB Institute Of Technology
Master's Degree
2014 — 2016
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.