Raksha P.
Design Verification Engineer at Qualcomm
- Role
- Design Verification Engineer at Qualcomm
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Raksha P.
Experienced Design Verification Engineer with a demonstrated history of working in the semiconductors industry. Skilled in Microsoft Word, Universal Verification Methodology (UVM), SystemVerilog, Linux, and Microsoft PowerPoint. Strong engineering professional with a Master of Technology (MTech) focused in VLSI from Visvesvaraya National Institute of Technology.
Experience
Design Verification Engineer
Apr 2021 — Present · Bengaluru, IN
Education
Visvesvaraya National Institute of Technology
Master of Technology (MTech)
2015 — 2017
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.