Rakesh Rena
Senior Analog and RFIC Design Engineer
- Role
- Senior Analog and Rfic Design Engineer at Sasken Technologies Limited
- Location
- Hyderabad, TG, IN
- LinkedIn followers
- 500 followers
EngineeringView LinkedIn profile
About Rakesh Rena
I am an experienced Analog RFIC design Engineer. I have successfully designed and measured the performance of a mixer-first RF front-end test chip fabricated in 1.2V, 65nm CMOS.
Experience
Senior Analog and Rfic Design Engineer
Mar 2024 — Present
Education
University of Hyderabad
Master of Technology (M.Tech.)
2015 — 2017
University of Hyderabad
Doctor of Philosophy - PhD
2017 — 2023
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.