Rajneesh Jaiswal
Senior Lead Engineer at Qualcomm
- Role
- Senior Lead Engineer at Qualcomm
- Location
- Bengaluru, KA, IN
- LinkedIn followers
- 500 followers
About Rajneesh Jaiswal
Experienced Hardware Design Engineer with a demonstrated history of designing High speed boards based on FPGAs and DSP processors.Solid experience in schematic entry, schematic review, board bring up, testing and debugging with expertise in tools like OrCAD and Allegro and industry standard protocols and interfaces like IIC, SPI, Ethernet, XAUI,DDR3, NAND,NOR Flash, JTAG etc. Strong engineering professional with a B. Tech focused in Electronics and communication from Cochin University of Science and Technology.
Experience
Senior Lead Engineer
Nov 2022 — Present · Bengaluru, IN
Education
Cochin University of Science and Technology
Bachelor of Technology - BTech, Electronics and communication
2011 — 2015
Find verified contacts for anyone on LinkedIn
Unifers gives sales teams verified emails and direct dials, enriched profiles, and outreach that lands in the inbox.
Free plan included · No credit card required
This profile is compiled from publicly available professional sources. Unifers is not affiliated with or endorsed by LinkedIn. Request removal of this profile.